Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for forming redundant vias between conductive layers of an integrated circuit

Method and apparatus for forming redundant vias between conductive layers of an integrated circuit

US Patent 5798937 · Granted Aug 25, 1998

Estimated economic value: $10,159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical packet buffer system2019
Pessimism reduction in crosstalk noise aware static timing analysis2007
Noise analysis for an integrated circuit model2006
Method for routing of nets in an electronic device2003
Method for routing of nets in an electronic device2003
Method for testing and for generating a mapping for an electronic device1999
Mantissa addition system for a floating point adder1996
Detection of exponent underflow and overflow in a floating point adder1995
Lock detection circuit for a phase lock loop1994