Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilevel metallization structure for integrated circuit I/O lines for increased current capacity and ESD protection

Multilevel metallization structure for integrated circuit I/O lines for increased current capacity and ESD protection

US Patent 5789783 · Granted Aug 4, 1998

Estimated economic value: $4,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro-disc modulator, silicon photonic device and optoelectronic communication a2022
Reduced variation MOSFET using a drain-extension-last process2016
Dynamic random access memories with an increased stability of the MOS memory cel2015
Random access memories with an increased stability of the MOS memory cell2015
Variation resistant MOSFETs with superior epitaxial properties2015
Apparatus and method for improved leakage current of silicon on insulator transi2012
Method for reducing leakage current and increasing drive current in a metal-oxid2011
System and method for routing connections with improved interconnect thickness2011
Circuit configurations having four terminal devices2011
Junction field effect transistor (JFET) structure having top-to-bottom gate tie 2011
Common data line signaling and method2011
Integrated circuit using complementary junction field effect transistor and MOS 2011