Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Junction field effect transistor (JFET) structure having top-to-bottom gate tie and method of manufacture

Junction field effect transistor (JFET) structure having top-to-bottom gate tie and method of manufacture

US Patent 7943971 · Granted May 17, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic devices and systems, and methods for making and using the same2024
Micro-disc modulator, silicon photonic device and optoelectronic communication a2022
Electronic devices and systems, and methods for making and using the same2021
Electronic devices and systems, and methods for making and using the same2019
Electronic devices and systems, and methods for making and using the same2019
Electronic devices and systems, and methods for making and using same2018
Integrated circuit devices and methods2018
Integrated circuit devices and methods2017
Reduced variation MOSFET using a drain-extension-last process2016
Integrated circuit devices and methods2016
Dynamic random access memories with an increased stability of the MOS memory cel2015
Random access memories with an increased stability of the MOS memory cell2015