Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reduced run-time delay during conditional branch execution in pipelined processor systems utilizing selectively delayed sequential instruction purging

Method and system for reduced run-time delay during conditional branch execution in pipelined processor systems utilizing selectively delayed sequential instruction purging

US Patent 5784604 · Granted Jul 21, 1998

Estimated economic value: $12,143,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimizing memory bandwidth consumption using data splitting with software cachi2016
Optimizing memory bandwidth consumption using data splitting with software cachi2015
Image scene recognition2015
Delayed replacement of TLB entries2014
Reducing branch misprediction impact in nested loop code2014
Method for visual image detection2014
Method and apparatus for software-assisted data cache and prefetch control2013
Delayed replacement of cache entries2013
Demand based partitioning of microprocessor caches2013
Demand based partitioning of microprocessor caches2013
Demand based partitioning of microprocessor caches2012
Methods of creating a dictionary for data compression2011