Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for sub cache line access and storage allowing access to sub cache lines before completion of line fill

Method and apparatus for sub cache line access and storage allowing access to sub cache lines before completion of line fill

US Patent 5781926 · Granted Jul 14, 1998

Estimated economic value: $4,082,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of multi-core processor2020
Domain-differentiated power state coordination system2019
Dynamic reconfiguration of multi-core processor2019
Domain-differentiated power state coordination system2019
Method of managing power consumption within a multi-core microprocessor utilizin2018
Power management synchronization messaging system2017
Multi-core microprocessor internal bypass bus2016
Distributed management of a shared clock source to a multi-core microprocessor2016
Multi-core dies produced by reticle set modification2015
Power state synchronization in a multi-core processor2015
Microprocessor with multicore processor power credit management feature2015
Master core discovering enabled cores in microprocessor comprising plural multi-2015