Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of managing power consumption within a multi-core microprocessor utilizing an inter-core state discovery process to identify a least power-conserving target core state of all of the cores that share the resource

Method of managing power consumption within a multi-core microprocessor utilizing an inter-core state discovery process to identify a least power-conserving target core state of all of the cores that share the resource

US Patent 10126793 · Granted Nov 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network unit that interrupts processing core upon condition2022
Neural network unit that interrupts processing core upon condition2022
Neural network unit that manages power consumption based on memory accesses per 2022
Processor with memory controller including dynamically programmable functional u2021
Neural network unit2021
Neural network unit with plurality of selectable output functions2020
Processor with selective data storage (of accelerator) operable as either victim2020
Neural network unit that performs convolutions using collective shift register a2020
Processor with memory array operable as either cache memory or neural network un2020
Processor with an expandable instruction set architecture for dynamically config2020
Dynamic reconfiguration of multi-core processor2020
Dynamic reconfiguration of multi-core processor2020