Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method to prevent over erasure of nonvolatile memory transistors

Structure and method to prevent over erasure of nonvolatile memory transistors

US Patent 5774400 · Granted Jun 30, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lid for a container2025
Method to reduce program disturbs in non-volatile memory cells2019
Memory architecture having two independently controlled voltage pumps2018
Memory architecture having two independently controlled voltage pumps2018
Method to reduce program disturbs in non-volatile memory cells2017
Method to reduce program disturbs in non-volatile memory cells2016
Systems and methods for providing high voltage to memory devices2015
Internal data compare for memory verification2015
Method to reduce program disturbs in non-volatile memory cells2015
Flash memory devices and systems2014
Systems and methods for providing high voltage to memory devices2014
Method to reduce program disturbs in non-volatile memory cells2014