Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Physical-to-logical bus mapping scheme for computer systems having multiple PCI bus configuration

Physical-to-logical bus mapping scheme for computer systems having multiple PCI bus configuration

US Patent 5761448 · Granted Jun 2, 1998

Estimated economic value: $4,349,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Separation of control and data plane functions in SoC virtualized I/O device2020
Separation of control and data plane functions in SoC virtualized I/O device2020
Implementation of reset functions in an SoC virtualized device2019
Device and method for data storage using network buffer2017
System and method for the storage, retrieval and delivery of items in an automat2017
Method and communication device for providing a list of plays for sporting event2014
Method of stowing and deploying wall panels2013
Integrated circuit with bonding layer over active circuitry2004
Engine stand2001
Semiconductor package lead plating method and apparatus2001
Highly-scalable parallel processing computer system architecture2001
Ring and ball tossing game apparatus and method for playing the same2001