Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan based path delay testing of integrated circuits containing embedded memory elements

Scan based path delay testing of integrated circuits containing embedded memory elements

US Patent 5761215 · Granted Jun 2, 1998

Estimated economic value: $5,980,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Creatine, its derivatives, compositions and methods of use thereof2023
Creatine, its derivatives, compositions and methods of use thereof2023
N-acyldipeptide derivatives and their uses2022
N-lipoic-amino acid or peptide, derivatives and their uses2021
N-acyldipeptide derivatives and their uses2020
Combination of N-acyldipeptide derivatives and retinol, and methods of use there2020
Processing systems and methods for transitioning between privilege states based 2019
Data processor device supporting selectable exceptions and method thereof2018
Shared cache protocol for parallel search and replacement2018
Programmable direct memory access channels2017
Methods and systems for transitioning between a user state and a supervisor stat2017
Method and device implementing execute-only memory protection2016