Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias

Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias

US Patent 5758413 · Granted Jun 2, 1998

Estimated economic value: $5,806,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solder ball connections and assembly process2003
Print circuit board product with stencil controlled fine pitch solder formation 1998
Method for forming bumps on a substrate1998
Fine dimension stacked vias for a multiple layer circuit board structure1997
Fine dimension stacked vias for a multiple layer circuit board structure1997
Fine dimension stacked vias for a multiple layer circuit board structure1997
Fine dimension stacked vias for a multiple layer circuit board structure1997
Fine dimension stacked vias for a multiple layer circuit board structure1997
Solder ball connections and assembly process1997
Method and apparatus for reworking printed circuit boards using surface coating 1997
Method and apparatus for reworking printed circuit boards using surface coating 1997
Method and apparatus for reworking printed circuit boards using surface coating 1997