Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed method and apparatus for detecting assertion of multiple signals

High speed method and apparatus for detecting assertion of multiple signals

US Patent 5748070 · Granted May 5, 1998

Estimated economic value: $14,839,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Passive SRAM write assist2017
High bandwidth memory and glitch-less differential XOR2017
Method for sense reference generation for MTJ based memories2017
Read only memory array architecture and methods of operation2016
Multi-time programmable memory2015
Content addressable memory continuous error detection with interleave parity2014
Content addressable memory data clustering block architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Segmented memory having power-saving mode2014
Quantifying the read and write margins of memory bit cells2014
Memory array having word lines with folded architecture2014
Multi-time programmable memory2013