Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD protection system for an integrated circuit with multiple power supply networks

ESD protection system for an integrated circuit with multiple power supply networks

US Patent 5740000 · Granted Apr 14, 1998

Estimated economic value: $28,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatuses for reducing step loads of processors2014
Methods and apparatuses for reducing step loads of processors2013
Methods and apparatuses for reducing step loads of processors2011
Programmable weak write test mode (PWWTM) bias generation having logic high outp2006
Cache connection with bypassing feature2004
General purpose decode implementation for multiported memory array circuits2001
High voltage tolerant CMOS input/output pad circuits1997
Method of programming a desired source resistance for a driver stage1996
ESD protection for IC's1996
Quick resolving latch1995
Electrostatic discharge protection circuit for integrated circuits1995
Electrostatic discharge protection circuit for integrated circuits1995