{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory cell design with vertically stacked crossovers", "item": "https://www.patentleaderboard.com/patent/5734187"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell design with vertically stacked crossovers

Memory cell design with vertically stacked crossovers

US Patent 5734187 · Granted Mar 31, 1998

Estimated economic value: $170,384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hyperchip2025
Semiconductor device having tipless epitaxial source/drain regions2025
Gate contact structure over active gate and method to fabricate same2025
Self-aligned contacts2025
Plasma propulsion systems and associated systems and methods2025
Uniform layouts for SRAM and register file bit cells2024
Gate-all-around integrated circuit structures having source or drain structures 2024
Deep trench via for three-dimensional integrated circuit2024
Hyperchip2024
Multi version library cell handling and integrated circuit structures fabricated2024
Integrated circuit device with crenellated metal trace layout2024
Hyperchip2024