Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having a burn-in control circuit and burn-in test method thereof

Semiconductor memory device having a burn-in control circuit and burn-in test method thereof

US Patent 5732032 · Granted Mar 24, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Global data line of multi-array synchronous random access memory (SRAM)2025
Multistage parallel-to-serial conversion of read data in memories, with the firs2006
High-speed synchronous semiconductor memory having multi-stage pipeline structur2002
Semiconductor device having input buffers2002
Electrostatic discharge protection transistor for a semiconductor chip2002
Clock monitor circuit and synchronous semiconductor memory device utilizing the 2001
Internal clock generating circuit of synchronous type semiconductor memory devic2001
Semiconductor memory with auto-tracking bit line precharge scheme2000
Synchronous burst semiconductor memory device2000
High speed semiconductor memory device2000
Random access memory having burst mode capability and method for operating the s2000
Internal clock generation circuit for synchronous semiconductor device1999