Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for testing a semiconductor chip having embedded arrays intermixed with logic

Circuit for testing a semiconductor chip having embedded arrays intermixed with logic

US Patent 5717696 · Granted Feb 10, 1998

Estimated economic value: $18,636,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of checking the layout integrity2017
Method of checking the layout integrity2017
Bandgap reference generator utilizing a current trimming circuit2011
Bandgap reference generator utilizing a current trimming circuit2011
Receiver having full signal path differential offset cancellation capabilities2007
Differential sampling circuit for generating a differential input signal DC offs2005
Differential amplifier with DC offset cancellation2005
Differential amplifier with DC offset cancellation2005
2-stage large bandwidth amplifier using diodes in the parallel feedback structur2005
2-stage large bandwidth amplifier using diodes in the parallel feedback structur2005
Voltage to current converter circuit2004
Programmable non-integer fractional divider2004