Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and integrated circuit adapted for partial scan testability

Method and integrated circuit adapted for partial scan testability

US Patent 5710711 · Granted Jan 20, 1998

Estimated economic value: $20,118,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid memristor/field-effect transistor memory cell and its information encodin2022
Fine-grained bandwidth control arbiter and the method thereof2009
Multi-project system-on-chip and its method2009
Maximizing expected generalization for learning complex query concepts2007
Prioritized debugging of an error space in program code2006
Maximizing expected generalization for learning complex query concepts2005
Electrical connector2004
Method and system for improving the test quality for scan-based BIST using a gen2004
Built-in self verification circuit for system chip design2004
Almost full-scan BIST method and system having higher fault coverage and shorter2002
System and method for testing high speed VLSI devices using slower testers2002
Hybrid algorithm for test point selection for scan-based BIST2001