Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process monitor for CMOS integrated circuits

Process monitor for CMOS integrated circuits

US Patent 5686855 · Granted Nov 11, 1997

Estimated economic value: $9,455,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable polysilicon gate array base cell architecture1999
TTL delay matching circuit1998
High density gate array base cell architecture1997
Method of fabricating a programmable polysilicon gate array base cell structure1997
TTL delay matching circuit1997
Process monitor for CMOS integrated circuits1997
Process monitor for CMOS integrated circuits1996