Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process monitor for CMOS integrated circuits

Process monitor for CMOS integrated circuits

US Patent 5631596 · Granted May 20, 1997

Estimated economic value: $19,252,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable polysilicon gate array base cell architecture1999
TTL delay matching circuit1998
Method for metal delay testing in semiconductor devices1998
High density gate array base cell architecture1997
Method of fabricating a programmable polysilicon gate array base cell structure1997
Process monitor for CMOS integrated circuits1997
Apparatus and method for measuring quiescent current utilizing timeset switching1997
TTL delay matching circuit1997
Process for predicting propagation delay using linear interpolation1997
Process monitor for CMOS integrated circuits1996