Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for deposition of a conductor in integrated circuits

Method for deposition of a conductor in integrated circuits

US Patent 5663098 · Granted Sep 2, 1997

Estimated economic value: $46,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for depositing a monolayer on a three dimensional structure2021
Methods of forming silicon-containing dielectric materials and methods of formin2021
Semiconductor device structures including silicon-containing dielectric material2019
Compositional optical emission spectroscopy for detection of particle induced ar2019
Semiconductor device structures including silicon-containing dielectric material2018
High efficiency apparatus and method for depositing a layer on a three dimension2018
Method for selectively depositing a layer on a three dimensional structure2017
Techniques and apparatus for anisotropic metal etching2016
Method for selectively depositing a layer on a three dimensional structure2016
Ion implant assisted metal etching2016
Techniques and apparatus for anisotropic metal etching2016
Methods of forming silicon-containing dielectric materials and semiconductor dev2016