Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault tolerant apparatus and method for maintaining one or more queues that are shared by multiple processors

Fault tolerant apparatus and method for maintaining one or more queues that are shared by multiple processors

US Patent 5649092 · Granted Jul 15, 1997

Estimated economic value: $5,325,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Familial correction with non-familial double bit error detection2009
Memory controller having programmable initialization sequence2009
System and method for increasing bandwidth in a directory based high speed memor2007
System and method for testing and initializing directory store memory2007
Memory controller having programmable initialization sequence2006
Efficient timing chart creation and manipulation2006
Familial correction with non-familial double bit error detection for directory s2005
Directory-based cache coherency system supporting multiple instruction processor2003
Directory based cache coherency system supporting multiple instruction processor2002
High-speed memory storage unit for a multiprocessor system having integrated dir2002
System and method for performing parallel initialization and testing of multiple2002
Data processing system and method for substituting one type of request for anoth2001