Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Trenched DMOS transistor with buried layer for reduced on-resistance and ruggedness

Trenched DMOS transistor with buried layer for reduced on-resistance and ruggedness

US Patent 5629543 · Granted May 13, 1997

Estimated economic value: $4,294,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor including cup-shaped leadframe packaging techniques2015
Methods for manufacturing trench MOSFET with implanted drift region2013
Trenched MOSFETS with improved gate-drain (GD) clamp diodes2013
Integrated circuit package for semiconductior devices with improved electric res2012
Trench MOSFET with double epitaxial structure2012
Elimination of gate oxide weak spot in deep trench2012
Integrated circuit package for semiconductor devices with improved electric resi2011
Insulated gate bipolar transistor (IGBT) with monolithic deep body clamp diode t2011
Trench metal oxide semiconductor field effect transistor (MOSFET) with low gate 2011
Tungsten plug drain extension2011
Depletion mode trench MOSFET for improved efficiency of DC/DC converter applicat2011
Trench MOSFET with embedded junction barrier Schottky diode2011