Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundant read bus for correcting defective columns in a cache memory

Redundant read bus for correcting defective columns in a cache memory

US Patent 5627963 · Granted May 6, 1997

Estimated economic value: $20,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of checking the layout integrity2017
High frequency inductor structure having increased inductance density and qualit2015
Bandgap reference generator utilizing a current trimming circuit2011
Bandgap reference generator utilizing a current trimming circuit2011
Method of forming a buck-boost mode power supply controller and structure theref2010
Receiver having full signal path differential offset cancellation capabilities2007
Differential sampling circuit for generating a differential input signal DC offs2005
Differential amplifier with DC offset cancellation2005
Differential amplifier with DC offset cancellation2005
2-stage large bandwidth amplifier using diodes in the parallel feedback structur2005
2-stage large bandwidth amplifier using diodes in the parallel feedback structur2005
Voltage to current converter circuit2004