Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › All FET fully integrated current reference circuit

All FET fully integrated current reference circuit

US Patent 5627456 · Granted May 6, 1997

Estimated economic value: $20,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient calibration of a low power parallel data communications channel2017
System interconnect dynamic scaling handshake using spare bit-lane2017
System interconnect dynamic scaling handshake using spare bit-lane2017
System interconnect dynamic scaling by lane width and operating frequency balanc2016
System interconnect dynamic scaling by lane width and operating frequency balanc2016
Bus interface optimization by selecting bit-lanes having best performance margin2016
Efficient calibration of a low power parallel data communications channel2016
System interconnect dynamic scaling by predicting I/O requirements2016
System interconnect dynamic scaling by predicting I/O requirements2016
Configurable differential to single ended IO2016
Bus interface optimization by selecting bit-lanes having best performance margin2016
Parallel receiver interface with receiver redundancy2015