{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Automatic optimization of a compiled memory structure based on user selected criteria", "item": "https://www.patentleaderboard.com/patent/5625797"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic optimization of a compiled memory structure based on user selected criteria

Automatic optimization of a compiled memory structure based on user selected criteria

US Patent 5625797 · Granted Apr 29, 1997

Estimated economic value: $3,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Word all zero memory2020
Error detection and correction in ternary content addressable memory (TCAM)2017
Low leakage and data retention circuitry2017
Error detection and correction in binary content addressable memory (BCAM)2016
Low leakage and data retention circuitry2016
Low leakage and data retention circuitry2014
SRAM leakage reduction circuit2013
Pushed-rule bit cells with new functionality2013
Low leakage and data retention circuitry2012
SRAM leakage reduction circuit2011
Low leakage and data retention circuitry2011
SRAM leakage reduction circuit2010