Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of slowing down code execution in a microprocessor including an internal cache memory

Method of slowing down code execution in a microprocessor including an internal cache memory

US Patent 5617576 · Granted Apr 1, 1997

Estimated economic value: $210,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for end of interrupt handling2006
Lamp2005
Lamp2004
Apparatus and method for end of interrupt handling2004
Pseudo-concurrent access to a cached shared resource1997
Dynamic cache coherency method and apparatus using both write-back and write-thr1996
Apparatus using a state machine for generating selectable clock frequencies and 1996
Concurrent cache line replacement method and apparatus in microprocessor system 1995
Method and apparatus for priority selection of commands1994
Method wherein source arbitrates for bus using arbitration number of destination1993