Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic cache coherency method and apparatus using both write-back and write-through operations

Dynamic cache coherency method and apparatus using both write-back and write-through operations

US Patent 5561783 · Granted Oct 1, 1996

Estimated economic value: $128,592,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for end of interrupt handling2006
Method, apparatus, and system for high speed data transfer using programmable DL2005
Method, apparatus, and system for high speed data transfer using source synchron2005
Apparatus and method for end of interrupt handling2004
Method, apparatus, and system for high speed data transfer using source synchron2003
Pseudo-concurrent access to a cached shared resource1997
Pseudo-concurrent access to a cached shared resource1997
Method of slowing down code execution in a microprocessor including an internal 1997
Method and apparatus for providing deterministic read access to main memory in a1997
Concurrent cache line replacement method and apparatus in microprocessor system 1995
Concurrent cache line replacement method and apparatus in microprocessor system 1995
Concurrent cache line replacement method and apparatus in microprocessor system 1995