Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Regulation circuit and method for the erasing phase of non-volatile memory cells

Regulation circuit and method for the erasing phase of non-volatile memory cells

US Patent 5617356 · Granted Apr 1, 1997

Estimated economic value: $11,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash EEPROM memory emulator of non-flash EEPROM device and corresponding method2005
Stable reference voltage generator circuit2002
Stable reference voltage generator circuit2002
Self-test and correction of loss of charge errors in a flash memory, erasable an2001
Memory cells matrix for a semiconductor integrated microcontroller2000
Method for recovering failed memory devices2000
Sense circuit for reading data stored in nonvolatile memory cells2000
Anti-noise and auto-stand-by memory architecture1998
Charge pump voltage multiplier circuit1998
Memory device with improved yield and reliability1998
Voltage booster with an acceleration circuit1998
Device for detecting a reduction in a supply voltage1998