Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for virtual-to-physical address translation in a translation lookaside buffer

Structure and method for virtual-to-physical address translation in a translation lookaside buffer

US Patent 5606683 · Granted Feb 25, 1997

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra-low supply-voltage static random-access memory (SRAM) with 8-transistor ce2021
Real-time bidding through placebo-based experimentation2020
Apparatus, method and system for providing AC line power to lighting devices2013
Apparatus, method and system for providing AC line power to lighting devices2012
Processor chip for using an external clock to generate an internal clock and for1999
Processor with an efficient translation lookaside buffer which uses previous add1999
Processor chip having on-chip circuitry for generating a programmable external c1998
Method and apparatus for retarting pipeline processing1996
Backward-compatible computer architecture with extended word size and address sp1996
Backward-compatible computer architecture with extended word size and address sp1995
Clock distribution system for an integrated circuit device1994
Variable page size per entry translation look-aside buffer1993