Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a multiple well structure for providing multiple substrate bias for DRAM device formed therein

Method for fabricating a multiple well structure for providing multiple substrate bias for DRAM device formed therein

US Patent 5595925 · Granted Jan 21, 1997

Estimated economic value: $7,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DEMOS transistors with STI and compensated well in drain2012
Process and temperature insensitive flicker noise monitor circuit2011
Process and temperature insensitive flicker noise monitor circuit2010
Matched analog CMOS transistors with extension wells2010
Metal insulator metal (MIM) capacitor fabrication with sidewall spacers and alum2007
Dual-counterdoped channel field effect transistor and method2005
Gate electrode doping method for forming semiconductor integrated circuit microe2004
Device and method of low voltage SCR protection for high voltage failsafe ESD ap2004
CMOS photodiode having reduced dark current and improved light sensitivity and r2004
CMOS photodiode having reduced dark current and improved light sensitivity and r2003
Device and method of low voltage SCR protection for high voltage failsafe ESD ap2003
Integrated CMOS structure for gate-controlled buried photodiode2003