Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit input/output ESD protection circuit with gate voltage regulation and parasitic zener and junction diode

Integrated circuit input/output ESD protection circuit with gate voltage regulation and parasitic zener and junction diode

US Patent 5594611 · Granted Jan 14, 1997

Estimated economic value: $11,727,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process tolerant NMOS transistor for electrostatic discharge protection1998
Integrated circuit input/output ESD protection circuit with gate voltage regulat1998
Integrated circuit input/output ESD protection circuit with gate voltage regulat1998
Transmission line pulser discharge circuit1998
Process for providing electrostatic discharge protection to an integrated circui1998
Process for providing electrostatic discharge protection to an integrated circui1998
Input-output (I/O) structure with capacitively triggered thyristor for electrost1997
Electrostatic discharge test structure system and method1997
Silicon controller rectifier (SCR) with capacitive trigger1997
Method for forming a CMOS integrated circuit with electrostatic discharge protec1996
Pulse circuit using a transmission line1996
Method for optimizing the structure of a transistor to withstand electrostatic d1995