Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing the structure of a transistor to withstand electrostatic discharge

Method for optimizing the structure of a transistor to withstand electrostatic discharge

US Patent 5410254 · Granted Apr 25, 1995

Estimated economic value: $13,138,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process tolerant NMOS transistor for electrostatic discharge protection1998
Integrated circuit input/output ESD protection circuit with gate voltage regulat1998
Transmission line pulser discharge circuit1998
Process for providing electrostatic discharge protection to an integrated circui1998
Input-output (I/O) structure with capacitively triggered thyristor for electrost1997
Electrostatic discharge test structure system and method1997
Silicon controller rectifier (SCR) with capacitive trigger1997
Integrated circuit input/output ESD protection circuit with gate voltage regulat1997
Method for forming a CMOS integrated circuit with electrostatic discharge protec1996
Pulse circuit using a transmission line1996