{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Non-volatile electrically erasable memory with PMOS transistor NAND gate structure", "item": "https://www.patentleaderboard.com/patent/5581504"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile electrically erasable memory with PMOS transistor NAND gate structure

Non-volatile electrically erasable memory with PMOS transistor NAND gate structure

US Patent 5581504 · Granted Dec 3, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low voltage low capacitance flash memory array2009
Nonvolatile memory solution using single-poly pFlash technology2008
Nonvolatile memory solution using single-poly pFlash technology2006
Apparatus and method for programming PMOS memory cells1999
Low voltage one transistor flash EEPROM cell using fowler-nordheim programming a1999
Nonvolatile PMOS two transistor memory cell and array1999
PMOS memory array having OR gate architecture1999
PMOS flash EEPROM cell with single poly1998
Non-volatile memory array architecture1998
PMOS single-poly non-volatile memory structure1998
PMOS flash EEPROM cell with single poly1998
Method to incorporate non-volatile memory and logic components into a single sub1998