{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Interconnect architecture for field programmable gate array using variable length conductors", "item": "https://www.patentleaderboard.com/patent/5581199"}]}

Home › Interconnect architecture for field programmable gate array using variable length conductors

Interconnect architecture for field programmable gate array using variable length conductors

US Patent 5581199 · Granted Dec 3, 1996

Estimated economic value: $17,022,000 ⓘ

Assignee

AMD

Inventors

Kerry M. Pierce (15 patents)
Charles R. Erickson (44 patents)
Chih-Tsung Huang (60 patents)
Douglas P. Wieland (5 patents)

View full patent text on Google Patents →