Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Advanced technique for packaging multiple number of electrically stackable high voltage transistors in one package

Advanced technique for packaging multiple number of electrically stackable high voltage transistors in one package

US Patent 5577617 · Granted Nov 26, 1996

Estimated economic value: $8,221,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate bonding with diffusion barrier structures2017
Semiconductor package with structures for cooling fluid retention2017
Method of forming an interconnect structure2016
Manganese oxide hard mask for etching dielectric materials2016
Wafer bonding for 3D device packaging fabrication2016
Liquid cooling of semiconductor chips utilizing small scale structures2016
Manganese oxide hard mask for etching dielectric materials2015
Titanium oxynitride hard mask for lithographic patterning2015
Substrate bonding with diffusion barrier structures2015
Distorting donor wafer to corresponding distortion of host wafer2015
Cyclical physical vapor deposition of dielectric layers2015
Corrosion/etching protection in integration circuit fabrications2015