Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using hall effect to monitor current during IDDQ testing of CMOS integrated circuits

Using hall effect to monitor current during IDDQ testing of CMOS integrated circuits

US Patent 5570034 · Granted Oct 29, 1996

Estimated economic value: $142,726,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning system animal age determination2022
Integrated circuits having in-situ constraints2020
Integrated circuits having in-situ constraints2020
Fusion partner for production of monoclonal rabbit antibodies2019
Integrated circuits having in-situ constraints2019
Increasing manufacturing yield of integrated circuits by modifying original desi2017
Integrated circuits having in-situ constraints2017
Efficient distance metric learning for fine-grained visual categorization2016
Apparatus and method for eliminating arthropod infestations2016
Fusion partner for production of monoclonal rabbit antibodies2016
Integrated circuit having adaptive via sizing2015
Integrated circuit having direction dependent wiring2013