Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints

Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints

US Patent 9798853 · Granted Oct 24, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits having in-situ constraints2020
Integrated circuits having in-situ constraints2020
Fusion partner for production of monoclonal rabbit antibodies2019
Integrated circuits having in-situ constraints2019
Integrated circuits having in-situ constraints2017
Efficient distance metric learning for fine-grained visual categorization2016
Fusion partner for production of monoclonal rabbit antibodies2016
Integrated circuit having adaptive via sizing2015
Integrated circuit having direction dependent wiring2013
Fusion partner for production of monoclonal rabbit antibodies2013
Method and system for direction dependent integrated circuit layout2012
Method and system for optimizing integrated circuit layout2012