Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for the design verification of logic units and use in different environments

US Patent 5568407 · Granted Oct 22, 1996

Estimated economic value: $11,193,000

Assignee

Inventors

View full patent text on Google Patents →