Home› Bridge for interfacing buses in computer system with a direct memory access controller having dynamically configurable direct memory access channels
Bridge for interfacing buses in computer system with a direct memory access controller having dynamically configurable direct memory access channels