Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Computer system selecting byte lane for a peripheral device during I/O addressing technique of disabling non-participating peripherals by driving an address within a range on the local bus in a DMA controller

US Patent 5561819 · Granted Oct 1, 1996

Estimated economic value: $2,637,000

Assignee

Inventors

View full patent text on Google Patents →