Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance integrated processor architecture including a sub-bus control unit for generating signals to control a secondary, non-multiplexed external bus

High performance integrated processor architecture including a sub-bus control unit for generating signals to control a secondary, non-multiplexed external bus

US Patent 5557757 · Granted Sep 17, 1996

Estimated economic value: $3,034,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power managed USB for computing applications using a controller2013
Systems and methods for shadowing an HDA codec2012
Systems and methods for controlling audio volume in the processor of a high defi2012
Systems and methods for overriding hardwired responses in an HDA codec2012
Systems and methods for controlling HDA system capabilities2012
Systems and methods for booting a codec processor over a high definition audio b2011
Systems and methods for controlling HDA system capabilities2011
Systems and methods for switching and mixing signals in a multi-channel amplifie2011
Streaming multi-channel audio as packetized data or parallel data with a separat2010
Power management of computer peripheral devices which determines non-usage of a 2010
Communication protocol for personal computer system human interface devices over2007
Power management of computer peripheral devices which determines non-usage of a 2007