Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system and method with integrated level and edge interrupt requests at the same interrupt priority

Computer system and method with integrated level and edge interrupt requests at the same interrupt priority

US Patent 5555413 · Granted Sep 10, 1996

Estimated economic value: $12,851,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic recovery of license key information2015
Method and apparatus for efficient, low-latency, streaming memory copies2014
Protecting an electronic device against unathorized hardware use2014
Cooperative writes over the address channel of a bus2014
Auxiliary writes over address channel2013
Cooperative writes over the address channel of a bus2012
Auxiliary writes over address channel2012
RGB color conversion palettes2011
Single bus command having transfer information for transferring data in a proces2010
Bus access arbitration scheme2007
Mobile client computer with radio frequency transceiver1999
Bidirectional data buffer for a bus-to-bus interface unit in a computer system1997