Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating electrically eraseable read only memory cell having a trench

Method of fabricating electrically eraseable read only memory cell having a trench

US Patent 5554550 · Granted Sep 10, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for forming a dual damascene structure2006
Endpoint control for small open area by RF source parameter Vdc2005
Method to salicide source-line in flash memory with STI2004
Process for forming a dual damascene structure2003
Silicon nitride dopant diffusion barrier in integrated circuits2001
Process sequence to improve DRAM data retention2001
In-situ barc and nitride etch process1999
Silicon nitride sidewall and top surface layer separating conductors1999
Process for evenly depositing ions using a tilting and rotating platform1998
Process for evenly depositing ions using a tilting and rotating platform1998
Process for post metal coding of a ROM, by gate etch1996
Via sidewall SOG nitridation for via filling1995