Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced cleansing process for wafer handling implements

Enhanced cleansing process for wafer handling implements

US Patent 5551165 · Granted Sep 3, 1996

Estimated economic value: $5,402,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

By-die-exposure for patterning of holes in edge die2012
Method to attain low defectivity fully silicided gates2012
Methods and systems to align wafer signatures2012
Systems and methods for selecting wafer processing order for cyclical two patter2011
Close proximity scanning surface contamination analyzer2011
Structures for testing and locating defects in integrated circuits2010
Semiconductive device fabricated using subliming materials to form interlevel di2009
Semiconductive device fabricated using subliming materials to form interlevel di2009
Adjustable lithography blocking device and method2009
Method and apparatus for cassette integrity testing using a wafer sorter2009
Automatic page sequencing and other feedback action based on analysis of audio p2009
System and method for exposure of partial edge die2008