Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface for logic simulation using parallel bus for concurrent transfers and having fifo buffers for sending data to receiving units when ready

Interface for logic simulation using parallel bus for concurrent transfers and having fifo buffers for sending data to receiving units when ready

US Patent 5548785 · Granted Aug 20, 1996

Estimated economic value: $9,974,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for automatically verifying packaging of solid pharmaceutica2021
Systems and methods for automatically verifying packaging of solid pharmaceutica2019
Apparatus for delaying the output of data onto a system bus1998
Interface for logic simulation using parallel bus for concurrent transfers and h1998
Interface for logic simulation using parallel bus for concurrent transfers and h1998
System and method for dynamically varying between interrupt and polling to servi1995
Events trace gatherer for a logic simulation machine1994
Memory mapping and special write detection in a system and method for simulating1994
System for DMA block data transfer based on linked control blocks1993
System and method for simulating the I/O of a processing system1992
Data processing system with multi-access memory1991
System and method for data communications1991