Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a sub-quarter micrometer channel field effect transistor having elevated source/drain areas and lightly doped drains

Method of fabricating a sub-quarter micrometer channel field effect transistor having elevated source/drain areas and lightly doped drains

US Patent 5545579 · Granted Aug 13, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer inspection system for mitigating undesired effects associated with positio2025
Strained isolation regions2017
Integrated circuit metal gate structure having tapered profile2016
SRAM devices utilizing strained-channel transistors and methods of manufacture2015
Dishing-free gap-filling with multiple CMPs2015
Layout methods of integrated circuits having unit MOS devices2014
Process to make high-K transistor dielectrics2014
Integrated circuit metal gate structure and method of fabrication2014
Strained isolation regions2014
Integrating the formation of I/O and core MOS devices with MOS capacitors and re2014
Semiconductor device and method of fabricating same2014
Integrating a first contact structure in a gate last process2014