Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for analyzing finite state machines

Method and apparatus for analyzing finite state machines

US Patent 5539680 · Granted Jul 23, 1996

Estimated economic value: $45,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimizing constraint solving by rewriting at least one bit-slice constraint2019
Optimizing constraint solving by rewriting at least one modulo constraint2015
Reducing x-pessimism in gate-level simulation and verification2014
Method and apparatus for simulating behavioral constructs using indeterminate va2012
Enhancing performance of a constraint solver across individual processes2012
Controller for non-volatile memories and methods of operating the memory control2011
Method and system for providing wireless vulnerability management for local area2011
Method and apparatus for simulating behavioral constructs using indeterminate va2011
Method and apparatus for integrating a simulation log into a verification enviro2007
Method for analyzing and validating clock integration properties in circuit syst2007
Method and system of implementing recorded data for automating internet interact2005
Method and apparatus for performing pipeline store instructions using a single c1998