Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for sequential programming of the bits in a word of a flash EEPROM memory array

Method and apparatus for sequential programming of the bits in a word of a flash EEPROM memory array

US Patent 5537350 · Granted Jul 16, 1996

Estimated economic value: $31,510,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data masking for memory2025
Data masking for memory2024
Cell disturb on power state transition2023
Memory system configured to perform a reset on one or more non-volatile memory c2023
Speculative section selection within a memory device2023
Speculative section selection within a memory device2020
Access schemes for section-based data protection in a memory device2020
Access schemes for section-based data protection in a memory device2020
Access schemes for section-based data protection in a memory device2019
Memory device with a common source line masking circuit2016
Phase-change memory temperature sensitive detector2012
Block locking apparatus for flash memory2011