Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption in memory circuits

Method and apparatus for reducing power consumption in memory circuits

US Patent 5530676 · Granted Jun 25, 1996

Estimated economic value: $9,734,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus for generating audio and/or performance synchronized optical output, a2025
3D printing using 3D video data2019
Write driver circuit with low voltage bootstrapping for write assist2015
Method and system for controlling HS-NMOS power switches with slew-rate limitati2014
Reduced latency memory column redundancy repair2014
Physical organization of memory to reduce power consumption2013
Method and system for controlling HS-NMOS power switches with slew-rate limitati2013
Late-select, address-dependent sense amplifier2013
Collision prevention in a dual port memory2013
Voltage reference circuit with complementary PTAT voltage generators and method2009
Method of producing micromechanical structures2005
Hysteresis reduced sense amplifier and method of operation2003