Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced capacitance lead frame for lead on chip package

Reduced capacitance lead frame for lead on chip package

US Patent 5521426 · Granted May 28, 1996

Estimated economic value: $7,691,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic device assemblies having a shielded input and methods for manufa2004
Microelectronic device assemblies having a shielded input and methods for manufa2003
Method and apparatus for delivering electrical power to a semiconductor die2002
Lead frame device for delivering electrical power to a semiconductor die2001
Vertical passive components for surface mount assembly2000
Vertical package mounted on both sides of a printed circuit board1997
High density semiconductor package1997
Semiconductor package having interdigitated leads1997
Method for a hybrid leadframe-over-chip semiconductor package1996
Leadframe-over-chip having off-chip conducting leads for increased bond pad conn1996
Integrated circuit lead frame for coupling to non-neighboring bond pads1996
High density semiconductor package1996