Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Encoding and decoding of dual-ported RAM parity using one shared parity tree and within one clock cycle

Encoding and decoding of dual-ported RAM parity using one shared parity tree and within one clock cycle

US Patent 5515506 · Granted May 7, 1996

Estimated economic value: $43,656,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for interfacing data with a test access port of a processor2002
In-place repeater insertion methodology for over-the-block routed integrated cir2002
System and method for testing a microprocessor with an onboard test vector gener2002
System and method for testing a microprocessor with an onboard test vector gener2001
Bi-directional linear feedback shift register1998